Impact of annealing process on electrical characteristics of Ni Schottky rectifiers fabricated on p-type Si

V. Manjunath^a, N. Nanda Kumar Reddy^{b*}, K. Krishna Veni^c, R. Padma Suvarna^c, P. Ananda^c and M. V. Lakshmaiah^d

^aDepartment of Physics, Sri Padmavati Mahila Visvavidyalayam, Tirupati-517 501, Andhra Pradesh, India

^bDepartment of Physics, Madanapalle Institute of Technology and Science, Madanapalle-517 325, Andhra Pradesh, India

E-mail: nandasvu@gmail.com

^cDepartment of Physics, JNTU College of Engineering, Anantapuram-515 002, Andhra Pradesh, India

^dDepartment of Physics, Sri Krishnadevaraya University, Anantapuram-515 003, Andhra Pradesh, India

Manuscript received online 23 September 2018, accepted 09 October 2018

In this work, the electrical parameters of Ni/p-Si SBDs have been investigated using I-V and C-V techniques as a function of annealing temperature. The experimental analysis revealed that the SBHs of the Ni/p-Si SDs are 0.53 eV (I-V) and 0.54 eV (Norde) for as-deposited, 0.56 eV (I-V) and 0.58 eV (Norde) for 300°C, 0.58 eV (I-V) and 0.59 eV (Norde) for 400°C, and 0.50 eV (I-V) and 0.49 eV (Norde) for 500°C, respectively. By performing C-V measurements for the Ni/p-Si SBDs, the SBH values were found to be in the range 0.64–0.59 eV for the as-deposited and 500°C annealed samples, respectively. Further, interface state density (N_{SS}) values of Ni/p-Si SD is estimated and is noticed that the N_{SS} values decreases up to 400°C annealing temperature and slightly increases after annealing at 500°C.

Keywords: Schottky diode, ideality factor, MS structure, Schottky barrier height, interface state density.

Introduction

Metal-Semiconductor (MS) Schottky barrier diodes (SBDs) are essential building blocks and most extensively used in electronics industry. Recently, because of their thriving operation in electronic devices^{1,2}, there has been promising significance in the field of SDs. These devices have been studied broadly but an adequate understanding of current transport mechanism that exists at the MS interface has not been understood clearly so far. Generally, the electronic parameters of a SD are described by its Schottky barrier height (SBH), series resistance (R_s) and ideality factor (IF). These parameters give valuable information thoroughly and reveal the nature of the device and barrier formation at the interface. However, the unintentionally formed oxide layer at the MS interface in the laboratory environment plays an important role and can affect device performance/reliability³. Furthermore, the calculated SBHs evaluated from I-V and C-V techniques vary with each other and the reasons were explained in references^{4,5}. As a result, the development of high-quality Schottky contacts for all semiconductors devices with superior thermal stability at high temperatures is yet a challenging task.

In this work, we have analyzed the electrical parameters of Ni/p-Si SDs at different annealing temperatures ranging from 300–500°C. The barrier parameters controlling the device performance such as SBH, ideality factor (IF) and series resistance (R_s) are evaluated by current-voltage (I-V) and capacitance-voltage (I-V) techniques at different annealing temperatures ranging from 300–500°C. Furthermore, we analyzed the interface sate density (N_{SS}) values for the Ni/p-Si SBDs at different annealing temperatures.

Device fabrication:

The Ni/p-Si MS SBDs were prepared on p-Si substrate. Prior to the fabrication procedure, the wafer was cleaned in trichloroethylene, acetone and dipped in $H_2O:HF$ (10:1) solutions for a period of five minutes in an ultrasonicator. Then the samples were dipped in de-ionized water and blown with

high-purity nitrogen. After these steps the samples were instantly transferred into electron-beam evaporation system and high purity AI (200 nm) was thermally evaporated on to the entire rough side of Si under the vacuum of 6×10^{-5} mbar. To form low resistivity Ohmic contact, the AI deposited samples were annealed at 450°C for 5 min in N₂ atmosphere. After the formation of Ohmic contacts, the high purity Ni Schottky dots with 0.7 mm diameter and 70 nm thickness was deposited on smooth surface of p-Si wafer using photolithography method. Fig. 1 demonstrate the schematic illustration of the fabricated Ni/p-Si SBD. To ensure thermal stability issue of prepared Ni/p-Si/Al SBDs, the as-deposited samples were annealed at 300, 400 and 500°C for 1 min in N2 ambient. The I-V and C-V measurements of Ni/p-Si SBDs were performed using SMU Keithley source (Model: 236) and LCR meter, respectively.



Fig. 1. Schematic diagram of the fabricated Ni/p-Si SBD.

Results and discussion

Fig. 2 demonstrates the I-V characteristics of Ni/p-Si at different annealing temperatures ranging from 300 to 500°C.



Fig. 2. Plot of current-voltage (I-V) characteristics for Ni/p-Si SBD at various annealing temperatures.

The leakage currents of as-deposited, 300, 400 and 500°C Ni/p-Si SBDs were found to be 3.7×10^{-4} A, 2.73×10^{-4} A, 1.31×10^{-4} A and 1.03×10^{-3} A at -1.5 V, respectively. The 500°C annealed sample exhibited a decrease in SBH with a corresponding increase in reverse leakage current. With the help of thermionic emission (TE) model⁶, the BH (ϕ) and ideality factor (*n*) can be found from linear fit to the linear section of forward-bias ln I-V curves and is expressed as

$$I = I_0 \exp\left(\frac{qV}{nkT}\right) \left[1 - \exp\left(\frac{qV}{nkT}\right)\right]$$
(1)

where

$$I_0 = AA^{**}T^2 \exp\left(-\frac{q\phi_b}{kT}\right)$$
(2)

Here, ${}^{\prime}l_{o}{}^{\prime}$ is the saturation current, ${}^{\prime}A{}^{\prime}$ is area of Schottky diode, ${}^{\prime}q{}^{\prime}$ is electronic charge, ${}^{\prime}T{}$ is absolute temperature in Kelvin and SBH can be estimated using the equation

$$\phi_{\rm b} = \frac{kT}{q} \ln\left(\frac{AA^*T^2}{I_0}\right) \tag{3}$$

Here A^{**} is effective Richardson constant (32 A cm⁻² K⁻² for p-Si). The estimated BH and IF values of Ni/p-Si SD was found to be 0.53 eV, 1.45 (as-deposited), 0.56 eV, 1.21 (annealed at 300°C), 0.58 eV, 1.13 (annealed at 400°C) and 0.50 eV, 1.54 (annealed at 500°C), respectively. Experimental results indicated that all the samples exhibited '*n*' values which are larger than one. The reason for these larger values of '*n*' is attributed to the presence of potential drop and laterally inhomogeneous barriers that exist at the MS interface⁷. To find out reliable barrier height ϕ_b , Norde⁸ proposed an alternative method. The Norde function can be represented as

$$F(V) = \frac{v}{\gamma} - \frac{kT}{q} \ln\left(\frac{I(V)}{AA^{**}T^2}\right)$$
(4)

where ' γ ' is dimensionless integer whose value is greater than '*n*', *I*(*V*) is current obtained from Fig. 3. Thus, the effective SBH can be written as

$$\phi_{\rm b} = F(V_{\rm min}) + \frac{v_{\rm min}}{y} - \frac{kT}{q}$$
(5)

where $F(V_{min})$ is the minimum value of F(V) and V_{min} is the subsequent voltage. The series resistance (R_s) value is calculated using the equation

Manjunath et al.: Impact of annealing process on electrical characteristics of Ni Schottky rectifiers fabricated etc.

$$R_{\rm s} = \frac{kT(y-n)}{q^{\rm l}} \tag{6}$$

where '*I*' is the current at which F(V) is minimum. From Fig. 3, ϕ_b and R_s are found to be 0.54 eV and 9.5 k Ω for asdeposited, 0.58 eV and 4.7 k Ω for 300°C, 0.59 eV and 2.7 k Ω for 400°C, 0.49 eV and 13.2 k Ω for 500°C respectively. Also, the SBH (ϕ_b) calculated from I-V and Norde methods are in excellent agreement with respect to each other.



Fig. 3. *F*(*V*) versus *V* curves for Ni/p-Si SBDs at various annealing temperatures.



Fig. 4. The voltage-dependent diode resistance of the Ni/p-Si SBD at different annealing temperatures.

As shown in Fig. 4, the main important parameters such as series resistance (R_S) and shunt resistant (R_{Sh}) are determined from the diode resistance ($R_i = \partial V/\partial I$) versus biasvoltage (V) plot for the Ni/p-Si SBD at various annealing temperatures. From Fig. 4, the extracted R_S and R_{Sh} values are estimated to be 8 M Ω and 20 M Ω for as-deposited, 9 M Ω and 33 M Ω for 300°C, 1 M Ω and 46 M Ω for 400°C, 2 M Ω and 15 M Ω for 500°C samples respectively. This analysis confirmed that the sample annealed at 400°C has shown superior electrical characteristics when compared to other samples.

The $1/C^2$ -V characteristics of Ni/p-Si SBDs were measured in the temperature range of 300–500°C and are shown in Fig. 5. The depletion layer capacitance in SBDs is represented as⁹

$$\frac{1}{C^2} = \frac{2\left(V_{\rm bi} - \frac{kT}{q} - V\right)}{q\varepsilon_{\rm s}N_{\rm a}A^2}$$
(7)

where 'V' is reverse-bias voltage, 'V_{bi}' is built-in potential, 'q' is electronic charge, 'N_a' is doping concentration and ε_s is the dielectric constant of semiconductor. The built-in potential $\left(V_{bi} = V_0 + \frac{kT}{q}\right)$ is generally found by extrapolating C^{-2} versus V plot to X-axis. From C-V measurements, the BH can be calculated from

$$\phi_{\rm b} = V_{\rm bi} + V_{\rm p} \tag{8}$$

where,
$$V_{\rm p} = \frac{kT}{q} \ln \left(\frac{N_{\rm V}}{N_{\rm A}} \right)$$

where ' N_v ' is effective density of states in valance band and its value is 1.603×10^{18} cm⁻³ for p-Si at 300 K¹⁰. The evaluated BHs of Ni/p-Si SBDs using $1/C^2$ versus V curves of asdeposited and annealed samples at 300, 400 and 500°C are 0.64 eV, 0.69 eV, 0.71 eV and 0.59 eV, respectively. It is noticed that the calculated SBH values from C-V measure-



Fig. 5. 1/C² versus V characteristics for Ni/p-Si SBDs.



Fig. 6. Energy-level band diagram of the Ni/p-Si at various annealing temperatures. SBD with interfce states (where ' ϕ_b ' is the Schottky barrier height, ' ϕ_m ' is the work function of the metal, ' χ_e ' is the semiconductor electron effinity, ' E_g ' is the energy gap, ' V_{bi} ' is the built-in pot- ential and 'W is the depletion region width).

ments are higher than those attained from I-V measurements. This inconsistency observed in extracted SBH values may be because of the existence of lateral inhomogeneity that prevails at the MS interface¹¹. One more possible reason for this discrepancy may be because of the presence of excess capacitance at the interfacial layer owing to deep level traps in the semiconductor¹¹ and/or stacking faults that present on the Si semiconductor⁹.

The energy-level band diagram of the Ni/p-Si SBD with interface states after the metal contact has been made is shown in Fig. 6. As proposed by Card and Rhodercik¹², for a real MS SD having interface states in equilibrium with the semiconductor, the '*n*' becomes greater than one and is represented as

$$n(v) = 1 + \frac{\delta}{\varepsilon_{i}} \left[\frac{\varepsilon_{s}}{W_{D}} + q.N_{ss} \right]$$
(9)

where 'W_D' is the space charge region width, ' N_{ss} ' is the interface states density, δ , ε_s and ε_i are thickness of the interfacial layer, permittivity of semiconductor and interfacial layer, respectively. The ' N_{ss} ' can be evaluated by substituting the voltage-dependent n(V) can be expressed as n(v) = V/(kT/q) In (III_s)¹³. The evaluated N_{ss} curves are represented in Fig. 7, using the following equation

$$N_{\rm ss} = \frac{1}{q} \left[\frac{\varepsilon_{\rm i}}{\delta} \left(n(V) - 1 \right) - \frac{\varepsilon_{\rm s}}{W_{\rm D}} \right]$$
(10)

In case of p-type semiconductor, the energy of the interface

states, $E_{\rm ss}$ with respect to top of the valence band at the semiconductor surface is represented as^{14,15}

$$E_{\rm ss} - E_{\rm V} = q \left(\phi_{\rm b} - V \right) \tag{11}$$

The effective barrier height $|\phi_s|$ is related to the ideality factor n(V) by

$$\phi_{\varepsilon} = \phi_{b} + \left(1 - \frac{1}{n(v)}\right)V$$
(12)

The energy density distribution of interface states in equilibrium with the semiconductor was extracted from the data of the forward bias I-V. The calculated values of $N_{\rm ss}$ at various annealing temperatures are found to be $3.0236 \times 10^{14} \, {\rm eV^{-1}} \, {\rm cm^{-2}} \, (E_{\rm v}-0.60 \, {\rm eV})$ for as-deposited, $1.9764 \times 10^{15} \, {\rm eV^{-1}} \, {\rm cm^{-2}} \, (E_{\rm v}-0.66 \, {\rm eV})$, $3.3125 \times 10^{15} \, {\rm eV^{-1}} \, {\rm cm^{-2}} \, (E_{\rm v}-0.71 \, {\rm eV})$ and $1.5509 \times 10^{15} \, {\rm eV^{-1}} \, {\rm cm^{-2}} \, (E_{\rm v}-0.51 \, {\rm eV})$ for 300, 400 and 500°C annealed Ni/p-Si SBD, respectively. The experimental results demonstrated that the $N_{\rm ss}$ values decreases with increase in annealing temperature. On the basis of these findings, the variation of ' $N_{\rm ss}$ ' with annealing temperature plays a substantial role in determining the electrical parameters of Ni/p-Si SBDs.



Fig. 7. The interface state energy distribution curves for the Ni/p-Si SBD as a function of annealing temperature.

Conclusions

The electrical characteristics of Ni/p-Si SBDs were examined by I-V and C-V measurements at various annealing temperatures. The values of the 'n', R_S and SBH were evaluated using forward-bias I-V characteristics. The SBH values estimated by means of the Norde function showed well agreement with the SBH values acquired from the I-V method. It is noticed that the values of SBHs extracted from C-V characManjunath et al.: Impact of annealing process on electrical characteristics of Ni Schottky rectifiers fabricated etc.

teristics for Ni/p-Si were particularly higher when compared to the values obtained from I-V technique. The reason for this difference observed in measured SBHs from I-V and C-V methods was successfully explained on the basis of inhomogeneities that prevailed at the MS interface. In conclusion, the analyzed experimental electrical properties such as SBH, R_S , R_{Sh} and N_{SS} for the Ni/p-Si SD are effectively explained with TE theory and were found to be strongly depending on annealing temperature.

References

- 1. O. Gullu and A. Turut, Micro Electron. Eng., 2010, 87, 2482.
- M. E. Aydin, F. Yakuphanoglu, J. H. Eom and D. H. Hwang, *Phys. Rev. B: Condens. Matt.*, 2007, **387**, 239.
- 3. E. H. Rhoderick and R. H. Williams, 2nd ed., Oxford, 1988.
- 4. R. Kumar and S. Chand, Solid-State Sci., 2016, 58, 115.
- 5. S. Karatas, S. Altýndal, A. Turut and M. Cakar, Physica B., 2007,

392, 43.

- N. N. K. Reddy and V. R. Reddy, Opto. Electron. Adv. Mater. Rapid Commun., 2010, 4, 1229.
- 7. P. Chattopadhyay, Solid-State Electron., 1995, 38, 739.
- 8. H. Norde, J. Appl. Phys., 1979, 50, 5052.
- F. Yakuphanoglu, M. Kandaz and B. F. Senkal, *Thin Solid Films*, 2008, **516**, 8793.
- M. C. Sekhar, N. N. K. Reddy, B. P. Reddy, B. P. Prakash, H. S. Akkera, S. Uthanna and Si-H. Park, *Mater. Sci.* Semicond. Process, 2018, **76**, 80.
- 11. V. Saxena and K. S. V. Santhanam, *Curr. Appl. Phys.*, 2003, **3**, 227.
- J. C. Card and E. H. Rhoderick, J. Phys. D: Appl. Phys., 1971, 4, 1589.
- A. M. Cowley and S. M. Sze, J. Appl. Phys., 1965, 36, 3212.
- P. Cova, A. Singh, A. Medina and R. A. Masut, *Solid-State Electron.*, 1998, **42**, 477.
- 15. P. Cova and A. Singh, Solid-State Electron., 1990, 33, 11.